VerilogLAVD: LLM-Aided Rule Generation for Vulnerability Detection in Verilog
"Verilog代码" 相关文章
SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip
